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ABSTRACT

As the conventional binary MOS-based VLSI technology is reaching limitations
in chip area, speed, and power, new technologies are being researched. Some such
technologies relate to multi-level logic design. This thesis explores the process and
benefits of applying and optimizing multi-level design techniques to an existing Gray
code binary system. Specifically, the multi-level system is designed using CoreMem
technology and is optimized using Indira Dugganapally’s optimization techniques.
The first step is generating the n-bit binary and quaternary truth tables for an
encoder’s Gray code output and additional desired data. Then, the data for each n-bit
system is arranged in multi-level CoreMem arrays. Finally, each multi-level system is
optimized, and the optimized systems are compared to the unoptimized ones in terms of
transistor count. The comparison of the optimized and unoptimized systems shows a
significant reduction in area that increases exponentially with system complexity.
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1. INTRODUCTION

The reflected binary code (i.e. Gray code) is an encoding method that reorganizes
a binary numeral system such that each consecutive binary number differs by a single bit.
Gray code was originally conceived in order to prevent conflicts in changing binary
numbers, which could lead to unpredictable results at the output of electromechanical
switches [1]. Parity bits are used as a method of error detection in computing and
telecommunications. Parity bits provide a clue to the number of ones and zeros in a given
string of binary bits, and provide a rudimentary accuracy verification [9]. Encoders and
decoders translate input data from one system to output data that can be used by a
different system [13]. Specifically, absolute encoders retrieve the mechanical position of
a rotary's shaft and translate it to a digital Gray code position [15]. Multi-level logic
alternatives for the currently prevalent binary technologies have been researched for
several decades and are still being investigated today. The purpose of multi-level logic
research is the reduction of interconnect lines, chip area, power consumption, and an
increase in operation speed and overall effectiveness of such multi-level logic systems in
comparison to their binary equivalents [22]. Section 2 expands on each of the topics
above.
In interest of this thesis work, the specific CoreMem memory-based, multi-valued
logic technology [31, 32] is investigated and applied to a Gray code application.
Specifically, the technology is implemented in an optical encoder-related system design
in the following manner: First, quaternary values are generated for the Gray code binary
output values from the encoder. Then, the previous values are used as input to a
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quaternary hardware system which produces different output data—parity value,
incremented value, decremented value, and position value.
Finally, optimization techniques are applied to the developed quaternary system,
and a comparison is made between the unoptimized and optimized systems. Section 3
provides an overview of the CoreMem multi-valued gates and systems and the
optimization techniques that can be applied to such systems. Section 4 details the design
and development of the unoptimized quaternary Gray code hardware system, and section
5 described the optimization process of the unoptimized system. Section 6 provides an
example of a hardware optimization process for a previously designed unoptimized
quaternary R2D2 vision system [34]. Section 7 delivers a discussion and final notes
regarding this thesis work.

3
2. LITERATURE REVIEW

2.1. GRAY CODE
Reflected binary code is a modified system for the natural binary codes that was
preconceived in 1974 by Frank Gray. The code, most commonly known as Gray Code,
was devised in an attempt to resolve an inconsistency issue with electromechanical
switches as described in his patent, “Pulse Code Communication” [1]. Some digital
systems require an input or an output of a binary value to determine a desired position or
a current position, respectively. These position values are expressed through a set of
either mechanical or electrical switches. In the ideal case, using the natural binary codes
in incrementing and decrementing order to describe a position should be acceptable.
However, real switches—mechanical and electrical alike,—do not instantaneously
alternate between their “on” and “off” positions, and this short delay in digit switching
can result in an erroneous position reading [2, 3]. Such spurious data may occur when
two binary numbers that correspond to two successive position values differ from one
another by more than two digits. For example, the binary representation for the
successive decimal numbers one and two are 001 and 010, so both the rightmost and
middle digits must switch in order to represent this positional change. As the
electromechanical switches do not operate in exact synchrony, for a brief moment, the
sensor that reads the required data may receive an incorrect value (i.e. 000 if the
rightmost bit changes first, or 011 if the middle bit changes first). As Wakerly points out,
the worst case that may occur is when all bits in a word change, such as in the transition
between 011 and 100 [2].
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Gray code helps in resolving this issue by introducing a reordered code of the
natural binary code in which each sequential positional value differs from its previous by
only one bit. In this case, Gray code values corresponding to position values 0, 1, 2, and 3
are 000, 001, 011, and 010, respectively, as opposed to their based-two values: 000, 001,
010, and 011 [3]. In this manner, the roll over from the final binary value to the first one
(i.e. 010 to 000), involves a single bit value change as well.
Although originally developed for the previously discussed purpose of correct
position value acquisition from binary switches, Gray codes found their way into various
other applications in different fields such as controls, image processing, artificial
intelligence, Karnaugh maps used in combinational logic design, and more [4, 5, 6, 7, 8].

2.2. PARITY
The idea behind parity bits stemmed from a need to verify data transmitted in
digital communication. Prior to the prevalent usage of digital systems, errors in data
transmission were insignificant and short-lasting. In digital systems, however, a single
error in data may conclude with detrimental effects or complete system failure [9]. Unlike
older analog systems which may transmit data in parallel strings, digital information is
generally transmitted in one long stream of bits of two states: “on” and “off” states, or 1’s
and 0’s. As this data is transmitted bit by bit, some bits may be accidentally altered or
corrupted and produce erroneous data on the receiving end. One proposed method in
detecting such errors is the checksum and parity bit check, a derivative of single-error
detection codes [9].
With this single error detection method, the data transmitted is divided into strings
of set number of bits, m. An additional bit is added to each string, namely, the parity bit,
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so that the total number of bits transmitted in one setting is n=m+1. The first m bits are
the data bits and their values are predetermined. However, the parity bit’s value is set
according to the chosen protocol: even- or odd- parity. Either way, the number of bits
within the string of m bits with a value of 1 is counted. If this number is even, and the
protocol is even-parity, the parity bit is set to 0. Otherwise, the parity bit is set to 1.
Similarly, if the protocol is odd-parity, and the number of set bits in the m data bits adds
up to an even number, the parity bit is set to 1. Otherwise, it is set to 0 [10].
As can be conceived the parity check method is imperfect and fallible. If an even
number of bits in the data string happens to be corrupted, the parity bit would not reflect
those errors. In addition, a soft error may occur in the parity bit itself. Also, the parity bit
only informs that an error is detected in one bit in the string, but does not specify the
location of that bit. Many improvements and other novel ideas were devised over the
years to combat this issue. Some include a combination of the parity check bit with other
detection methods [11], others may be more complex and robust expansions, such as the
low-density parity check codes, which are matrix-based check codes [12].
In this paper parity bit is used in an unconventional way, not for error detection.

2.3. ENCODERS/DECODERS
In many applications that involve digital circuit design, non-binary or analog
information needs to be converted to a binary representation for further processing.
Encoders and decoders are a type of multiplexers which encrypt or decrypt data and
provide a solution to the previous statement. The data encryption performed by an
encoder is the process of producing a binary code output for each input that may be
received by said encoder [13]. Moreover, each input to the encoder must be unique.
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Encoders may be of mutually exclusive inputs type, where one input is fed into the
encoder at a time. Priority encoders also exist where several inputs are allowed into the
encoder, and the output corresponds to the input which entered via the highest priority
line [13]. Decoders function in an opposite way to an encoder. In a decoder there may be
several output lines available, but only one output signal will be active (i.e. logic 1 for an
active-high decoder, or logic 0 for an active-low decoder) per input [13].
The output binary code of the encoder must be organized in such a way as to
serve a specific purpose. Therefore, an encoder’s binary output is different than a normal
binary code. One common application of an encoder which serves as an example of its
operation is the BCD (binary-coded decimals) to seven segment display code conversion.
This encoder includes four inputs and seven outputs. Each 4-bit input is a BCD that
corresponds to a decimal digit between zero and nine (i.e. BCD 0000 corresponds to
decimal digit 0, BCD 0001 corresponds to decimal digit 1, BCD 0011 corresponds to
decimal digit 3, etc.). Each 7-bit output corresponds to a seven-segment display input
required to display the decimal digit. For example, in order to display the decimal digit 3
on the seven-segment display, segments a, b, c, d, and g have to be on (assuming an
active high seven-segment display), and segments e and f need to be off. Therefore, the
binary code for the input and output for this digit are [D, C, B, A] = (0, 0, 1, 1) and [a, b,
c, d, e, f, g] = (1, 1, 1, 1, 0, 0, 1), respectively [13].
Encoders can be combined with other electrical or non-electrical components (i.e.
mechanical components, optical components, etc.) to produce sensor systems. One such
system is the rotary encoder. In its core, the optical encoder is composed pairs of infrared
devices: emitters and receivers, separated by a moving disk. The disk may be made of
metal or plastic material and is designed with opaque and transparent sections which are
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etched on it. As the disk rotates it either blocks or allows light from the emitter to reach
the detector. When light hits the detector, it produces a signal—a ‘high” output.
Otherwise, the detector is off and does not transmit a signal. A signal corresponds to a
digital value of one, while the absence of a signal corresponds to a digital value of zero
[14]. Several types of rotary encoders exist, each tailored for various needs and budgets.
One such optical encoder is the absolute encoder [15]. The absolute encoder’s mask
contains a binary representation of each position angle of the shaft [14], so the encoder
can provide the actual position of the shaft at any given time and can maintain that
position value even through power cycles [15, 16]. The number of binary digits required
for each position depends on the total amount of positions available and equals the log
base two of that amount. Absolute encoders are costly and are useful in applications
where the present shaft position is necessary while a reference point is difficult to achieve
after a power cycle [16]. The binary code used as the output of the absolute encoder is
gray code [14]. Presumably, gray code is used as the binary code at the output in order to
avoid any ambiguity that may result at each shaft position change.

2.4. MULTI-LEVEL LOGIC
Multiple-valued logic is a subject of on-going research. In the past decade,
discussions and concerns have risen regarding the end of the MOS-based VLSI
technology downsizing trend. The difficulties in downscaling that were pointed out
involve physical, material, power-thermal, and economical challenges [18]. Wire scaling,
and reliability and yield issues have also been discussed [17, 19]. At present day, research
and new designs for the current 7nm technology are on-going. However, many seem to
address memory more than the speed- and cooling-demanding processing unit [20, 21].
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Whether the current MOS-based VLSI technology will take another decade or a
few more to reach its physical and economical limitations, as the MOS gate size is slowly
crippling to its atomic size, its limit appears to be inevitable. A preemptive solution is in
order, and in fact, alternatives have been researched and pursued for over half a century.
Multiple-valued logic systems are researched in hopes of achieving the same
functionality as binary systems today, but with decrease in chip area, power consumption,
number of interconnects, and computational speed. In the past, before the semiconductor
industry established its dominance in the field, other non-binary switching devices were
researched and devised [22]. Examples include a three-state magnetic device [23], and a
three-state device based on ternary parametrons [24].
Since solid-state devices become an industry standard, the more prevalent
approach to multiple-valued (also called, multi-level) system was based on
semiconductor switching elements [22]. Several factors need to be considered when
designing a multi-level logic system in today’s binary-oriented digital world. One factor
involves choosing a radix. A convenient radix would be of a power of two. Such radix
would allow a more natural conversion between the multiple-valued circuit logic and the
existing binary system. It could also be particularly useful in hybrid system that may
contain both multiple-valued and binary logic. Another factor constitutes of finding a
representation for the given binary levels (i.e. 0 and 1) in terms of the multiple-valued
logic to be designed. For example, if a ternary system is chosen, its levels could be
represented as (0, 1, 2), (-1, 0, 1), or (0, 0.5, 1), to list a few options. Additional factors
include establishing multi-valued functions. The possible functions may be conceived in
a direct manner or require development of a new foundation. For instance, for a
quaternary-level system, an identity function may be straightforward and be expressed as
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I(0, 1, 2, 3) = (0, 1, 2, 3). On the other hand, an inverse function may require laying
groundwork for convention that does not yet exist. An inverse function for a quaternarylevel logic system may be established as Inv(0, 1, 2, 3) = (3, 2, 1, 0), or it may be
introduced as Inv(0, 1, 2, 3) = (1, 2, 3, 0). Similar argument can be made for functions of
more than two variables [25].
Different approaches and designs of multiple-valued systems have been
researched in the past few decades. Perhaps due to ease of implementation or for the
purpose of feasibility demonstration, most works seem to be focused on ternary- and
quaternary-level logic systems. Few examples of the available research in multi-level
logic include a BJT-based ternary-level system [26], a CMOS flip-flop-based quaternarylevel logic design [27], and a quaternary-level logic system that is based on an FPGA
structure [28].
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3. QUATERNARY, MEMORY-BASED SYSTEMS

3.1. BACKGROUND
As the fabrication technology of current binary systems approaches its physical
and economic limits, alternative digital system design schemes are sought for. One area
of research explores multiple level logic designs where more than the two conventional
logic bits are used. Amongst these designs is the novel work of Benjamin Cooper of Core
Memory Circuits and Indira Dugganapally, former PhD student at Missouri University of
Science and Technology [29, 30]. In her dissertation, Dugganapally begins by exploring,
designing, and implementing quaternary-level logic gates using the memory-based
CMOS arrays devised by Cooper [31, 32]. She then extends her work and implements a
complete arithmetic logic unit of four signal levels using her quaternary-logic gates.
Finally, she devises methods for optimizing her design in terms of number of
interconnects, transistor count and overall chip area, power consumption, and noise
through hardware reuse. She designs new digital circuits to accomplish the optimization
task.
Beyond the standard logic gates and ALU, the discussed quaternary-level logic
units can be used to implement any truth table, as was previously shown in other work
[33, 34]. The goal in this thesis work is, first, to create different input bit size quaternary
logic arrays that may be used in implementing a digital display of an optical encoder
position. Then, optimization of the multi-level arrays will be explored for the same
application.
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3.2. BINARY/QUATERNARY CONVERSION AND REPRESENTATION
Since the topic of multi-level logic is still one under an on-going research, a
single convention is not yet widely agreed upon. So, as a first step a conversion scheme
between binary values and their multi-level equivalents is required. Also, a representation
of multi-level logic in terms of voltage levels and visual symbols needs to be established.
One approach for binary to multi-level conversion, which may appear natural, is
the representation of a binary value as its decimal digit (in the cases up to a 9-level value,
at least). For example, in a quaternary level logic a binary 01 would be represented as a 1
and a binary 11 would be represented as a quaternary 3; a binary value 101 would be
represented as an octonary 5; etc. Using this approach is assumed to facilitate a smoother
transition between binary and multi-level structures in hybrid systems that may utilize
both, or more, logic levels. In this fashion, a 2 X -level system’s digits can represent
binary values of up to X binary bits. This convention is the chosen one for this thesis and
is in agreement with Dugganapally’s dissertation and further work and applications that
utilized hers and Cooper’s quaternary-level logic arrays. An example for the
quaternary/binary case can be seen in Table 3.1.

Table 3.1. Quaternary/binary conversion table
A
0
0
1
1

B
0
1
0
1

Q(AB)
0
1
2
3
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The symbolic representation of quaternary-level logic digits and their respective
voltage signals are acquired from Cooper’s quaternary-logic array structure. In this
design, the voltage values for four logic levels range between 0.0V and 1.2V with 0.4V
steps and a tolerance of ±0.1V. So, voltage values of 0.0V and 0.1V define a quaternary
level 0; voltage values between 0.3V and 0.5V, inclusive, define a quaternary level 1;
voltage values between 0.3V and 0.5V define a quaternary level 2; and voltage values of
1.1V and 1.2V define a quaternary level 3. The quaternary-logic values and their
corresponding voltage signals are shown in Figure 3.1

Figure 3.1. Quaternary voltage signals of CoreMem Digital Reasoning

Cooper and Dugganapally focus on four-level systems in their work. For the sake
of demonstrating the feasibility of their work, quaternary logic was chosen due to its
relative simplicity in design and implementation of the described system. However, their
method can be extended to higher level logic and more complex systems.

3.3. LOGIC ARRAY IMPLEMENTATION
The memory-based logic gates developed in Cooper’s work utilize CMOS
technology in an unordinary way. A single logic gate consists of two drivers and an array
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structure. The NxN array contains N 2 output values of a certain truth table where N is
the number of logic levels, i.e. a quaternary-level array (N=4) would contain sixteen
values, and an octonary-level array (N=8) would contain 64 values. The values of the
array are each stored in a pair of pass amplifiers and are set by hardwired quaternary
reference connections. The drivers are constructed using sense amplifiers and function to
select a specific cell in the array and pass the quaternary value stored within it as an
output. One driver is used to select a row in the array, and the other driver is used to
select a column within the selected row. Both drivers receive quaternary levels—one
quaternary level each—which output six lines (namely, Ref0, Dat1, Ref1, Dat1, Ref2,
Dat2) and are decoded into binary values through a 6-to-8 driver decoder. These binary
values are then used in selecting the row and column. Figure 3.2 shows a single unit of a
quaternary-level gate structure.

Figure 3.2. Multi-level memory-based single gate unit
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While a single unit of the memory-based gate structure can accept only two
quaternary values and produce only one quaternary output, the structure is modular and
can be combined with additional arrays and drivers—either linearly or in cascade, or
both—to achieve flexibility in terms of number of inputs and number of outputs. For
example, two drivers can be used with several arrays in series to produce several
quaternary bits. In this case, the two drivers would select a row and column combination
corresponding to a specific cell location which is similar in all of the arrays. The output
of all the arrays would be the quaternary value stored in the cell of that location. In the
other case of cascaded units, several drivers and arrays can be used to implement
functions of more than two inputs. For example, for a three-input system, two of the three
desired inputs can be used to separately in two different quaternary arrays to produce two
different quaternary values. The third input can be fed to a driver which can be used to
select one of the two quaternary outputs. Both of the discussed modular schemes are
shown in Figure 3.3.

(a)
Figure 3.3. Example of a modular unit. (a) Linear multi-level linear unit, (b) Cascaded
unit
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(b)
Figure 3.3. Example of a modular unit. (a) Linear multi-level linear unit, (b) Cascaded
unit (cont.)

As mentioned previously, Dugganapally implements basic quaternary level logic
gates as a first step in designing her quaternary ALU module. As an example of a
quaternary gate design, her quaternary AND gate implementation is further described.
The first step in the design is generating the truth table for the gate. The truth table can be
seen in Table 3.2 and is achieved following the guidelines in section 3.2. The next step in
creating the logic gate is to assign each cell in the array a hardwired value that
corresponds to the cell’s row—which corresponds to the first input—and the cell’s
column—which corresponds to the second input. The cell value itself corresponds to the
output of the AND operation. Figure 3.4 shows the AND gate array’s contents. An
example operation of quaternary 2 AND quaternary 3 is marked in both Table 3.2 and
Figure 3.4 in order to further highlight the relationship between the gate’s inputs and the
drivers’ values.
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Table 3.2. Truth table for quaternary AND gate with marked [input 1] = 2 and
[input 2] = 3
A
0
0
0
0
1
1
1
1
2
2
2
2
3
3
3
3

B
0
1
2
3
0
1
2
3
0
1
2
3
0
1
2
3

A∩B
0
0
0
0
0
1
0
1
0
0
2
2
0
1
2
3

Figure 3.4. Quaternary AND gate array values with row 2 and col 3 marked
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With the knowledge that the prevalent digital systems in the industry today are
binary systems, conversion structures from binary to quaternary-level logic and vice
versa are also considered in Dugganapally’s work [29]. With such logic converters,
hybrid systems can be designed to include both binary and multi-level logic operations
and components. Dugganapally’s design of the binary-to-quaternary converter includes
four sets of double pass gates, where each pair is assigned a distinct quaternary voltage
level as an input. Each pair’s switch is wired in such a way that would allow only one
binary combination (i.e., 00, 01, 10, or 11) to allow each unique quaternary input to pass
through to the output. As for the quaternary-to-binary converter, the quaternary signal is
first decoded into three pairs of reference and data lines. Then, each pair of lines is fed
through a binary logic gates circuitry to produce the MSB and LSB of the binaryequivalent value of the input quaternary signal.

3.4. HARDWARE OPTIMIZATION
The basic single multi-valued gate described in previous sections can be used to
implement the logic of one truth table. As the amount of logic increases in an
application—such as the ALU constructed by Dugganapally,—the number of multivalues gate increases. In accordance with the previous statement, the area, the number of
interconnects, and the power consumption of the system increase as well. To counter this
issue, Dugganapally utilizes a pattern recognition method and rearrangement of data in
order to modify the quaternary gate arrays so that each can be used to serve several
different truth tables [29].
In some instances in Dugganapally’s application, rows or columns seem to be
similar, only appear in different order in two different logic arrays. In order to implement
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both logic arrays in a single gate, she introduces a segment of hardware that can swap the
order of specific rows or columns. She coins this segment: a “data mangler”. A data
mangler can be turned “on” or “off” depending on whether its associated array should be
used as-is or have its rows or columns swapped. The specific rows or columns to be
swapped are determined by the value of the data mangler. For example, a column
mangler of value 3012 prescribes the following: column 3 of the original array is output
as column 0 of the mangled array, column 0 of the original array is output as column 1 of
the mangled array, column 1 of the original array is output as column 2 of the mangled
array, and column 2 of the original array is output as column 3 of the mangled array. A
data mangler is designed using double pass gates, and the mangler’s value (i.e. the
assigned rows or columns to be swapped) is hardwired through the mangler’s circuitry. In
cases where one array appears to be a mirror-image of another array, two data manglers
can be used: one row mangler and one column mangler. An example of a column
mangler is shown in Figure 3.5. In the figure, the columns of Array B are similar to the
columns of Array A, only their order differs. Array M is the combined gate with column
mangler that can perform both logic operations of Array A and Array B.
Several other arrays in Dugganpally’s ALU design appear to be almost identical
with only a few different values in specific cells. In pursuance of using one quaternary
gate for both logic arrays, Dugganapally proposes assigning signals to the cell locations
which differ in values through external control lines. She calls this method an
“introduction of variables”. In one case in her application, two arrays differ only by a
diagonal of cells. The diagonal cells’ values appear to correlate with a control input of the
array. Therefore, the diagonal cells’ values are tied to the control line directly.
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Figure 3.5. Example of a data mangler

In a different case in her application, four cells in the same location in the two
different arrays contain only two different values, only rotated by 90°. In this case, a onedigit control line is used in determining whether one composition or another is assigned
to the cells in discussion. Figure 3.6 represents an example of the introduction to
variables method of reusing hardware to accommodate two different logic operations. In
the figure, Array A and Array B are the two separate arrays before the implementation of
the introduction of variables. Array V is the combined logic array showing V0 and V1 as
the cells that are assigned values through the control lines. If the control line is “on”, V0
is assigned the value 1 and V1 is assigned the value 2. Otherwise, V0 is assigned the
value 2 and V1 is assigned the value 1.
Two other logic arrays seem to contain the same value pattern where specific cell
coordinates contain a single quaternary value, only the value itself in one array would be
exchanged with a different value in the second array. To further explain the former
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statement, every cell location in the first array with a value set to 0 corresponds to the
same cell location in the second array with a value of 3; every cell location in the first
array with a value set to 1 corresponds to the same cell location in the second array with a
value of 2; etc. To address this type of array patterns and differences, Dugganapally
suggests a structure that would assign either one set of values to the array’s cell
coordinates or a second set of values to the same cell coordinates depending on a control
value—“on” or “off”. She names this structure a “value structure mangle”. In theory, the
value structure mangle can be thought of as a combination of a data mangler structure
and an introduction of variable method.

Figure 3.6. Example of an introduction of variables

So far, the discussed methods in decreasing area are the ones used in order to
reuse hardware in performing several logic operations with one multi-valued gate. In
addition to the former, area can be reduced by decreasing a single gate size from NxN to
a size of (N-1)x(N-1) or a smaller size. As Dugganapally shows, in cases where several
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“don’t care” conditions appear in a truth table, the quaternary array can be potentially
truncated. Also, if patterns can be found in the remaining cells, it may be possible to
truncate the arrays further. The reduction method of truncated arrays does not eliminate
entire arrays from the system, but rather affects the transistor count within its distinct
parts: the array, the selector, and the driver’s decoder. Each such application of the
truncated array method modifies the mentioned parts uniquely and depends on the
location and the quantity of the repeating rows or columns within the array.
Figure 3.7 shows an array with repeated columns and rows that includes six
“don’t care” outputs and can be truncated to a 3 x 3 array. The figure also includes the
truncated array after optimization. In this example, rows 0 and 1 are identical, and
therefore can be combined into a single row and accessed through row 1. The same
statement applies to columns 2 and 3 that can be combined and accessed through column
2. Therefore, the optimized array contains nine cells—a reduction from sixteen cells
(each composed of two transistors); and the selector array contains three cells—a
reduction from eight cells (each composed of two transistors).
Since rows 0 and 1 are combined, they can both be accessed through driver
outputs Ref1 and Dat1. The rest of the rows can be accessed through lines Dat1, Ref2,
and Dat2. Since only three pairs of outputs are required from the row driver’s decoder
(where each pair corresponds to each row in the array), the row driver’s decoder can be
reduced from 24 transistors to eighteen. The same reduction process applies to the
column driver’s decoder, only in the case of the column decoder, driver outputs Ref2 and
Dat2 are the ones left unused. Table 3.3 lists the driver lines and their corresponding row
and column numbers for a standard, non-optimized driver.
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(a)

(b)

Figure 3.7. Example of a truncated array, (a) Array with repeated columns and rows to be
truncated to 3x3, (b) Truncated array

Table 3.3. Standard unoptimized driver lines and their corresponding row/column number

Dat2
Ref2
Dat1
Ref1

Row/Col 0 Row/Col 1 Row/Col 2 Row/Col 3
0
0
0
1
1
1
1
0
0
0
1
1
1
1
0
0

3.5. ADDITIONAL APPLICATIONS
Following the work of Dugganapally and her quaternary-level ALU design,
Cooper’s multi-valued gates are finding use in various other applications. Two examples
of such applications which are based on the Core Memory Circuits’ unique quaternarylevel arrays include a bridge weighing embedded system [33] and an R2D2 vision system
[34]. The former consists of a quaternary comparator design which is compared to its
binary equivalent. The latter includes both a binary and a quaternary design of a robot’s
vision system composed of an optical encoder and seven-segment display decoder. The
binary and quaternary designs and performances are then compared. In comparison with
their binary equivalents, both of the discussed quaternary-level systems find
improvement in terms of size, speed, and power consumption.
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4. IMPLEMENTATION OF QUATERNARY GRAY CODE

4.1. BACKGROUND
Gray code has been for many years, and is still, a prevalent binary numeral system
used for encoding purposes in the industry. In this thesis work, four-, five-, and six-bit
binary Gray codes are converted to their quaternary representation. Then, the quaternary
Gray code is used as the input for various output data, such as parity, increment and
decrement, and position. In turn, the mentioned outputs can be used as inputs in operating
other systems, such as a seven-segment display. The manual conversion of binary
systems to their quaternary representation and the manual formation of the discussed
output can be tedious and meticulous tasks—especially when handling systems of five
bits or higher. Therefore, a program is written to handle such conversions and data
generation. The complete program can be found in Appendix A. The input and output
data is organized in arrays similar to the multi-valued gate arrays devised by Benjamin
Cooper (discussed in section 3). The complete set of four-bit, five-bit, and six-bit input
Gray code data and arrays and their respective output data and arrays can be found in
Appendix B. This section details each data output and its array representation. The
following section discusses optimization techniques for each array. Specifically to this
section, subsection 4.2 described the input to the system, while the remaining sections
describe each output.

4.2. Q-TO-B CONVERSION AND GRAY CODE AS INPUT
The convention used to translate binary to quaternary and vice versa in this thesis
work is the one described in the previous section. Using this convention, each pair of
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binary bits is converted to its decimal representation. The conversion begins with the pair
or rightmost bits and ends with the leftmost ones. In case of an odd-bit binary string, the
left-most digit is considered to be paired with a 0 digit on its left (i.e. a leftmost binary
digit of 0 is considered to be a pair of binary digits 00 and converted to a quaternary digit
of 0, and a leftmost binary digit of 1 is considered to be a pair of binary digits 01 and
converted to a quaternary digit of 1). Table 4.1 and Table 4.2 provide examples of 4-bit
binary Gray code and its 2-bit quaternary representation and 5-bit binary Gray code and
its 3-bit quaternary, respectively.

Table 4.1. Example of 4-bit binary and 2-bit quaternary Gray code (excerpt)
Pos
1
2
3

Bin Quat Gray Quat
P ~(P) Q(P)
Pos
Pos Code Gray
00001 001 0000 00 1
0
2
00010 002 0001 01 0
1
1
00011 003 0011 03 1
0
2

Incr.
0001
0011
0010

Quat
Inc
01
03
02

Decr.
1000
0000
0001

Quat
Dec
20
00
01

Table 4.2. Example of 5-bit binary and 3-bit quaternary Gray code (excerpt)
Pos
1
2
3

Bin
Pos
000001
000010
000011

Quat Gray Quat
Pos Code Gray
001 00000 000
002 00001 001
003 00011 003

P ~(P) Q(P)
1 0
0 1
1 0

2
1
2

Incr.
00001
00011
00010

Quat
Decr.
Inc
001 10000
003 00000
002 00001

Quat
Dec
100
000
001

The quaternary Gray code data shown in the tables above is used as an input to
the system—the values passed by the arrays’ drivers in selecting rows and columns in
each gate array. Figure 4.1 shows the output mapping of each quaternary digit pair in a 2digit quaternary—corresponding to a 4-bit binary—Gray code. In this manner, the output
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quaternary digit for quaternary input 00 appears in the leftmost, bottom cell; the output
quaternary digit for quaternary input 01 appears in the second to leftmost, bottom cell;
etc.

Figure 4.1. Example of input quaternary Gray code 4-bit (input array)

In the above case of two quaternary input digits, one output array suffices.
However, when three or more input quaternary digits are present, cascaded gate arrays
need to be used. Figure 4.2 represents the input-to-output mapping implementation for a
3-digit quaternary input based on a 6-bit binary input. Figure 4.3 shows a modification of
the previous for a 3-digit quaternary input based on a 5-bit binary input.

Figure 4.2. Example of input quaternary Gray code 6-bit (input array)
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Figure 4.3. Example of input quaternary Gray code 5-bit (input array)

4.3. PARITY
The parity output data is generated in the following manner: first, both odd and
even parities are calculated for the binary input Gray code strings. Second, the pair of odd
parity and even parity values are used to generate a quaternary parity value (the odd
parity value is the MSB in the pair, and the even parity value is the LSB). Since the odd
and even binary parities are always inverse to each other, the resulting quaternary parity
bit is either 1 for binary parity pair of 01 (where the odd parity is 0), or 2 for binary parity
pair of 10 (in the case of odd parity of 1). Table 4.3 shows part of the quaternary parity
output digits corresponding to 4-bit binary (and therefore, 2-digit quaternary) Gray code
input. Following the table, Figure 4.4 portrays an example of the output array for the 2digit quaternary parity. As stated previously, the complete tables and their corresponding
arrays for 4-bit, 5-bit, and 6-bit binary Gray codes and their parity outputs can be found
in Appendix B.
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Table 4.3. Quaternary parity outputs for 2-bit quaternary, 4-bit binary input Gray code
(excerpt)
Quaternary Input Gray
Code
00
01
03
02
12
13
11
10
30
31
33
32
22
23
21
20

Quaternary Output
Parity
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1

Figure 4.4. 2-digit quaternary parity array quaternary for Gray code (4-bit binary)

4.4. POSITION
In some applications, such as those that include incremental or absolute encoders,
a position value can be of asset. The position values output in this thesis is composed of a
set of natural numbers. Each number corresponds to one Gray code value, but is not
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necessarily the decimal equivalent of that value. Instead, each subsequent Gray code
value is assigned the next natural number in increasing order. The Gray code value to be
assigned the natural position number of 1 is the one comprised of 0 binary bits only. For
example, in the case of a 2-bit binary Gray code: 00 is assigned position value 1, 01 is
assigned position value 2, 11 is assigned position value 3, and 10 is assigned position
value 4. Table 4.4 and Figure 4.5 provide examples of the position output values for the
2-digit quaternary Gray code input (which corresponds to the 4-bit binary Gray code
input) and their placement in the quaternary array (complete implementation of 4-bit, 5bit, and 6-bit tables and arrays can be found in Appendix B).

Table 4.4. Quaternary position outputs for 2-bit quaternary, 4-bit binary input Gray code
(excerpt)
Quaternary Input Gray
Code
00
01
03
02
12
13
11
10
30
31
33
32
22
23
21
20

Quaternary Output
Position
001
002
003
010
011
012
013
020
021
022
023
030
031
032
033
100

29

Figure 4.5. 2-digit quaternary position array quaternary for Gray code (4-bit binary)

4.5. INCREMENT AND DECREMENT
When dealing with position, incremental and decremented values can be of use.
The incremented values output are simply the original binary and quaternary Gray code
values, each moved forward—or rather, downward—by one row. The position values that
correspond to each Gray code are also pushed forward. The last Gray code value in the
original table is moved to the very first (also, top) row in the output table. In the case of
decremented values output, each Gray code row and its corresponding position value are
moved backwards, or upwards, by one row. The first Gray code value is moved to the
very last (also, bottom) row. Table 4.5 and Figure 4.6 show examples of the incremented
Gray code values output for the 2-digit quaternary Gray code input and their placement in
the quaternary array. Table 4.6 and Figure 4.7 show similar examples, but for the
decremented Gray code values output (complete implementation of 4-bit, 5-bit, and 6-bit
tables and arrays can be found in Appendix B).

Table 4.5. Quaternary incremented outputs for 2-bit quaternary, 4-bit binary input Gray
code (excerpt)
Quaternary Input Gray
Code
00
01

Quaternary Output
Incremented List
01
03
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Table 4.5. Quaternary incremented outputs for 2-bit quaternary, 4-bit binary input Gray
code (excerpt) (cont.)
03
02
12
13
11
10
30
31
33
32
22
23
21
20

02
12
13
11
10
30
31
33
32
22
23
21
20
00

Figure 4.6. 2-digit quaternary incremented array quaternary for Gray code (4-bit binary)

Table 4.6. Quaternary decremented outputs for 2-bit quaternary, 4-bit binary input Gray
code (excerpt)
Quaternary Input Gray
Code
00
01
03
02

Quaternary Output
Decremented List
20
00
01
03
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Table 4.6. Quaternary decremented outputs for 2-bit quaternary, 4-bit binary input Gray
code (excerpt) (cont.)
12
13
11
10
30
31
33
32
22
23
21
20

02
12
13
11
10
30
31
33
32
22
23
21

Figure 4.7. 2-digit quaternary decremented array quaternary for Gray code (4-bit binary)
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5. OPTIMIZATION

5.1. BACKGROUND
Multi-level logic systems designed with CoreMem quaternary arrays were shown
to be more efficient than their equivalent binary systems in terms of power consumption,
size, and processing speed [33, 34]. However, the true power and benefit of these arrays
is achieved through hardware reuse, as shown previously in Dugganapally’s work [29].
The previous statement is particularly true for large and complex systems.
In this section, an optimization attempt of the arrays developed previously is
undertaken. The initial idea in optimization was to focus on each set of arrays relating to
each truth table logic. But, ultimately, optimization on system level was chosen as the
optimization route for the following reasons: one, in each of the separate sets of arrays
patterns relating to and contributing to hardware optimization are scarce; two, even in the
few instances where patterns do emerge between arrays in the same set, hardware reuse
may sometimes hinder computation time with the lack of parallel computing techniques;
some of the arrays’ outputs would have to “wait” for other array outputs in order to
provide the complete, several-bit long result (for example, if arrays A, B, and C are used
in producing a single 3-bits output, but arrays B and C are using the same hardware, the
output bits from arrays A, and B would have to linger in an output buffer until array B is
reconfigured in order to produce array’s C output bit). The latter could potentially slow
down the serial system overall if several instructions are carried out continuously. So, for
the sake of performance analysis simplification, hardware optimization was done across
all quaternary sets for a given binary bit size system (i.e. 4-bit, 5-bit, and 6-bit), but not
across each set (i.e. parity, position, etc.).
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The optimization methods used in this section, and formerly introduced by
Dugganapally, include row and column manglers, and introduction to variables. Although
not shown in this thesis work, advanced truncated arrays techniques could be applied to
some of the arrays in the systems for further optimization. For ease of reference, the
arrays contained in Appendix B are assigned cardinal numbers. The arrays in the
following sections are addressed by those numbers. Examples of some of the
optimization techniques depict the related arrays in addition to their cardinal value.

5.2. 4-BIT BINARY, 2-BIT QUATERNARY SYSTEM
The 4-bit binary/2-bit quaternary system arrays correspond to arrays one through
eight in Appendix B. Optimization for the quaternary system that corresponds to this 4bit binary system is relatively minor. Arrays 1—parity array—and array 2—output MSB
array of the position set—are standalone arrays as they do not seem to share a pattern
with other arrays, or with each other. Arrays 3, 5, and 7 can be combined and used in a
single quaternary gate through implementation of a row mangler and introduction of
variables with four different variables: as seen in Figure 5.1 arrays 3 and 5 are similar
only with quaternary digit values 2 and 3 swapped. Therefore, variables V0 and V1 can
be used in their places. Figure 5.2 shows the combined array for arrays 3 and 5 after the
implementation of introduction to variables V0 and V1.
Arrays 3 and 7 differ by both the organization of their rows—rows 0 and 1 are
swapped and so are rows 2 and 3—and by the value exchange between quaternary digits
0 and 1, as shown in Figure 5.3. Variables V2 and V3 can be used for bit 0 and 1
alongside a row mangler 1032 piece. Figure 5.4 shows the integrated array for arrays 3
and 7 after the optimization process.
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Figure 5.1. Arrays 3 and 5 with marked bits q2 and q3

Figure 5.2. Combined arrays 2 and 3 with introduction of variables

Figure 5.3. Arrays 3 and 5 with marked bits q0, q1, and rows 1032

Figure 5.4. Combined arrays 2 and 3 with RM1032 and introduction of variables

Since both array 5 and array 7 are transformed arrays of array 3, the three arrays
can be combined in the following fashion: if array 3—output middle bit array of the
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position set—is required, V0 ,V1, V2, and V3 are assigned the quaternary values 2, 3, 0,
and 1, respectively, and RM1032 is turned “off”; if array 5—output MSB array of the
increment set—is required, V0,V1, V2, and V3 are assigned the quaternary values 3, 2, 0,
and 1, respectively, and RM1032 is turned “off”; if array 7—output MSB array of the
decrement set—is required, V0,V1, V2, and V3 are assigned the quaternary values 2, 3,
1, and 0, respectively, and RM1032 is turned “on”. Figure 5.5 presents the combined
quaternary gate for arrays 3, 5, and 7 after the introduction of all four variables and the
addition of RM1032.

Figure 5.5. Combined arrays 3, 5, and 7 with RM1032 and introduction of variables

Somewhat similarly to arrays 3, 5, and 7, arrays 4, 6, and 8 can be merged into
one array with the employment of introduction of two variables and two data mangler
pieces. Arrays 6 and 4 differ by the order of columns—columns 1, 2, and 3 are
rearranged—and quaternary bits 0 and 2 are swapped in columns 1 and 3 of array 6. So, a
data mangler 0312 and introduction of variables V0 and V1 can be used to combine the
two arrays. Figure 5.6 shows the two arrays separately with the potential patterns marked,
and Figure 5.7 displays the combined array after the optimization tools are introduced.
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Figure 5.6. Arrays 6 and 4 with marked bits q0, q2, and columns 0312

Figure 5.7. Combined arrays 6 and 4 with CM0312 and introduction of variables

As can be seen in Figure 5.8, arrays 6 and 8 appear to closely resemble one
another, only their rows are exchanged. Specifically, rows 0 and 1 are swapped, and so
are rows 2 and 3. A row mangler 1032 can be used to merge the two arrays. Figure 5.9
shows the combined array of arrays 6 and 8 with the addition of the RM1032 piece.
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Figure 5.8. Arrays 6 and 8 with marked rows 1032

Figure 5.9. Combined arrays 6 and 8 with RM1032

The three arrays—6, 4, and 8—can be integrated into a single array by combining
the two previously discussed optimized arrays. In this manner, if array 6—output LSB
array of the increment set—is needed, V0 and V1 are assigned the quaternary values 0
and 2, respectively, CM0312 is turned “off”, and RM1032 is turned “off”; if array 4—
output LSB array of the position set—is required, V0 and V1 are assigned the quaternary
values 2 and 0, respectively, CM0312 is turned “on”, and RM1032 is turned “off”; if
array 8—output LSB array of the decrement set—is required, V0 and V1 are assigned the
quaternary values 0 and 2, respectively, CM0312 is turned “off”, and RM1032 is turned
“on”. Figure 5.10 shows the combined quaternary gate for arrays 6, 4, and 8 after
utilizing introduction of the two variables, CM0312, and RM1032. Figure 5.11 shows the
complete optimized 2-digit quaternary system for the 4-bit binary Gray code system. In
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comparison with the original quaternary system, which contains eight quaternary gates,
the optimized system contains only four quaternary gates.

Figure 5.10. Combined arrays 6, 4, and 8 with RM1032, CM0312 and introduction of
variables

Figure 5.11. The complete optimized 4-bit binary, 2-bit quaternary system

5.3. 5-BIT BINARY, 3-BIT QUATERNARY SYSTEM
The 5-bit binary, 3-bit quaternary system arrays correspond to arrays nine through
twenty-eight in appendix B. Arrays 9 and 10 contain the same two quaternary digits, but
their locations are swapped. Introduction of variables V0 and V1 can be utilized to merge
the two arrays. If array 9 is needed, V0 and V1 are assigned the quaternary values 2 and
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1, respectively; otherwise, if array 10 is needed, V0 and V1 are assigned the quaternary
values 1 and 2, respectively. Figure 5.12 shows the merged array of arrays 9 and 10 with
variables V0 and V1.

Figure 5.12. Combined arrays 9 and 10 with introduction of variables

Arrays 11 and 17 are identical with quaternary digits 0 and 1 located in the same
cells. Array 26 is similar to arrays 11 and 17, only the 0 and 1 values are swapped.
Therefore, introduction to variables, V0 and V1, can be used to combine the three arrays.
Figure 5.13 shows the combined array of arrays 11, 17, and 26 after the introduction to
variables method was implemented. If array 11 or array 17 is called, V0 and V1 are
assigned the quaternary values 0 and 1, respectively; otherwise, if array 26 is called, V0
and V1 are assigned the quaternary values 1 and 0, respectively.

Figure 5.13. Combined arrays 11, 17, and 26 with introduction of variables
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Arrays 12 and 15 contain similar rows, only swapped. So, these arrays can be
combined with a row mangler 2301 as shown in Figure 5.14. In this case, if array 12 is
needed, RM2301 is set to “off”; if array 15 is needed, RM2301 is turned on.

Figure 5.14. Combined arrays 12 and 15 with RM2301

Arrays 13 and 16 contain the same columns, but in a different order. For these
arrays, a row mangler 1032 can be used (a column mangler 2301 can also be used on
these arrays, but as explained next, the row mangler is a better choice). Array 19 is
identical to array 28, so only one array can be used to serve both logic gates. Also, array
19 appears to resemble array 13, but its last three columns are swapped, and four digits—
a pair of 0’s and a pair of 2’s—are swapped as well. For this scenario, an introduction to
variables, V0 and V1, and a column mangler 0231 can be utilized. Similarly to arrays 19
and 28, arrays 22 and 25 are identical, so only one array is used for both. Array 22 is
noticeably a transformed version of array 19 as its rows are identical, but swapped. A row
mangler 1032 can be used on array 19 to achieve a merged array. Conveniently, the same
row mangler is used in obtaining array 16 from a transformed array 13. So, arrays 13, 16,
19, 22, 25, and 28 can all be combined into one array with the implementation of
RM1032, CM0231, and introduction of variable V0 and V1, as shown in Figure 5.15.
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For the combined array, if array 13 is activated, V0 and V1 are assigned the
quaternary values 0 and 2, respectively, RM1032 is set to “off”, and CM0231 is set to
“off”; if array 16 is activated, V0 and V1 are assigned the quaternary values 0 and 2,
respectively, RM1032 is set to “on”, and CM0231 is set to “off”; if array 19 or array 28 is
activated, V0 and V1 are assigned the quaternary values 2 and 0, respectively, RM1032 is
set to “off”, and CM0231 is set to “on”; finally, if array 22 or array 25 is activated, V0
and V1 are assigned the quaternary values 2 and 0, respectively, RM1032 is set to “on”,
and CM0231 is set to “on”.

Figure 5.15. Combined arrays 13, 16, 19, 22, 25, and 28 with RM1032, CM0231, and
introduction of variables

Arrays 14, 20, and 23 are similar in pattern, but different in bit values.
Introduction of variables can be used in this case. All of the cells in these three arrays,
except for cell (0, 0), are set to either a 0 or a 1. Conveniently, the specific value is
similar to the input’s MSB value, and therefore, these cells, which correspond to variable
V0, can be tied to the input MSB. As for cell(0, 0), corresponding to variable V1, the
value of the contained bit is 2, 0, or 1, depending on the activated array. Figure 5.16
shows the merged array for arrays 14, 20, and 23. For the merged array, V0 is tied to the
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input’s MSB, and V1 is set as follows: if array 14 is needed, V1 is set to quaternary bit 2;
if array 20 is needed, V1 is set to quaternary bit 0; and if array 23 is needed, V1 is set to
quaternary bit 1.

Figure 5.16. Combined arrays 14, 20, and 23 with introduction of variables

Arrays 18 and 27 are identical and, therefore, can be used as one array to serve
both operations. Arrays 21 and 24 are identical with the exception of cell (0, 2). This cell
takes the value of either 0 or 1 and can be declared as V0. So, in the case where array 21
is required, V0 is assigned quaternary value 0; and in the case where array 24 is required,
V0 is assigned quaternary value 1. Figure 5.17 shows the combined array with variable
V0 implemented. Figure 5.18 illustrates the complete and optimized 3-digit quaternary
system for the 5-bit binary Gray code system.

Figure 5.17. Combined arrays 21 and 24 with introduction of variables

43

Figure 5.18. The complete optimized 5-bit binary, 3-bit quaternary system

5.4. 6-BIT BINARY, 3-BIT QUATERNARY SYSTEM
The 6-bit binary, 3-bit quaternary arrays correspond to arrays twenty-nine through
seventy-two in appendix B. Arrays 29 and 32 are identical, and so are arrays 30 and 31.
Moreover, arrays 30 and 31 share a pattern with arrays 29 and 32. The two sets of arrays
are composed of quaternary values 1 and 2 which are swapped in positions among the
arrays. So, all four arrays can be reduced to a single array with introduction of variables
V0 and V1. Figure 5.19 shows the merged array with variables V0 and V1. With this
single array, if array 29 or array 32 is desired, V0 is set to 2 and V1 is set to 1; otherwise,
if array 30 or array 31 is needed, V0 is set to 1 and V1 is set to 2.

Figure 5.19. Combined arrays 29, 32, 30, and 31 with introduction of variables

Arrays 33, 37, and 45 are the same zero array. Array 41 can be used with these
three arrays as it only differs by one cell—namely, cell (0, 0)—which holds the
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quaternary value of 1, as opposed to 0 in the other arrays. Introduction of variables can be
used in this merge as seen in Figure 5.20. So, if array 33, array 37, or array 45 is needed,
V0 is set to 0; otherwise, if array 41 is called for, V0 is set to 1.

Figure 5.20. Combined arrays 33, 37, 45, and 41 with introduction of variables

Arrays 34, 49, and 64 share the same pattern and include the quaternary values of
0 and 1. Arrays 34 and 49 are identical, and within array 64, the locations of the 0 and 1
bits are swapped. Variables V0 and V1 can be utilized in order to combine these three
arrays. Figure 5.21 shows the combined array with variables V0 and V1. If array 34 or
array 49 is to be used, V0 is set to quaternary value 0 and V1 is set to quaternary value 1;
on the other hand, if array 64 is to be used, V0 is set to quaternary value 1 and V1 is set
to quaternary value 0.

Figure 5.21. Combined arrays 34, 49, and 64 with introduction of variables
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Arrays 46, 58, and 67 share the same pattern as the previous three arrays, only
instead of quaternary digits 0 and 1, the former contain digits 2 and 3. As with the
previous arrays, variables V0 and V1 are used to merge the arrays as shown in Figure
5.22. If array 46 or array 67 is to be used, V0 is set to quaternary value 2 and V1 is set to
quaternary value 3; on the other hand, if array 58 is to be used, V0 is set to quaternary
value 3 and V1 is set to quaternary value 2.

Figure 5.22. Combined arrays 46, 67, and 58 with introduction of variables

Six arrays—arrays 38, 42, 52, 55, 61, and 70—all share the same pattern where
cell (0, 0) contain a certain value, and the rest of the cells in the array contain another
value. With a closer look, three pairs of two arrays that can be united well emerge: arrays
38 and 52, arrays 42 and 70, and arrays 55 and 61. Other than cell (0, 0), the rest of the
cells of array 38 and array 52 contain the digit 1. These two arrays can be combined with
a single variable, V0, that is set to either 2—if array 38 is needed—or 3—if array 52 is
needed. As for arrays 42 and 70, all of the cells with the exception of cell (0, 0) are set to
3. Again, a single variable, V0, can be used in order to merge the two arrays. If array 42
is needed, V0 is set to 0; otherwise, if array 70 is needed, V0 is set to 1. The last pair of
arrays—array 55 and array 61—contain the same two quaternary values, only their
positions are swapped. In this case, two variables, V0 and V1, can be used to combine the
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arrays. So, if array 55 is needed, V0 is set to 2 and V1 is set to 0; if array 61 is needed,
V0 is set to 0 and V1 is set to 2. Figure 5.23, Figure 5.24, and Figure 5.25 show the
combined arrays of the three discussed pairs.

Figure 5.23. Combined arrays 38 and 52 with introduction of variables

Figure 5.24. Combined arrays 42 and 70 with introduction of variables

Figure 5.25. Combined arrays 55 and 61 with introduction of variables

Arrays 35 and 47 are identical, and so are arrays 39 and 43. Moreover, the rows of
these two pairs of arrays are similar only appear in a different order. So, the four arrays
can be combined into one using a row mangler 2301 as can be seen in Figure 5.26. If
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either array 35 or array 47 is required, RM2301 is turned “off”; elsewise, if either array
39 or array 43 is required, RM2301 is turned “on”.

Figure 5.26. Combined arrays 35, 47, 39, and 43 with RM2301

In a similar fashion to the previous two pairs, array 48 is identical to array 36, and
array 44 is identical to array 40. Also, the two sets of arrays differ from one another by
row order. As in the previous case, a row mangler is used to combine the four arrays,
only in this case, a row mangler 1032 is used. Figure 5.27 portrays the resulting
optimized array. So, if either array 36 or array 48 is required, RM1032 is turned “off”;
elsewise, if either array 40 or array 44 is required, RM1032 is turned “on”.

Figure 5.27. Combined arrays 36, 48, 40, and 44 with RM1032

Arrays 50, 59, 65, and 68 are identical, so their logic operations can be executed
with a single gate. Likewise, the logic operations of arrays 53, 56, 62, 71—four identical
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arrays, as well—can be carried out with a single gate. Finally, the set of four arrays: 51,
60, 66, and 69 are identical, and so is the set of four arrays: 54, 57, 63, and 72. However,
in the case of the latter two sets, one set differs from the other in row order. So, the eight
arrays can be joined in a single array with the addition of a row mangler 1032. Figure
5.28 illustrates the optimized array for these eight arrays after the addition of RM1032.
Hence, if array 51, 60, 66, or 69 is activated, RM1032 is turned “off”; elsewise, if array
54, 57, 63, or 72 is activated, RM1032 is turned “on”. Figure 5.29 shows the complete
and optimized 3-digit quaternary system for the 6-bit binary Gray code system.

Figure 5.28. Combined arrays 51, 60, 66, 69, 54, 57, 63, and 72 with RM1032

5.5. COMPARISON BETWEEN THE UNOPTIMIZED AND OPTIMIZED
SYSTEMS
The employment of CoreMem quaternary arrays in system design can provide
superior advantages in terms of speed and power consumption when compared with their
binary parallels. On the other hand, as a system’s complexity increases, the transistor
count—and, therefore, the area—may dramatically increase. However, utilization of
optimization techniques can counter the adverse effects of system complexity on chip
area, as witnessed in this thesis work. Table 5.1 provides a comparison between the
unoptimized and optimized quaternary systems that correspond to the 4-bit, 5-bit, and 6bit binary systems. As can be seen, in the 4-bit binary, 2-bit quaternary system case, the
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optimized system experiences a 26.9% reduction in transistor count; in the 5-bit binary,
3-bit quaternary system case, the optimized system experiences a 54.5% reduction in
transistor count; and in the 6-bit binary, 3-bit quaternary system case, the optimized
system experiences a 70.7% reduction in transistor count. Two points should be noted at
this time: one, as stated previously, further optimization can be attained by employing
advanced truncated arrays techniques on each system; two, as of recently, Core Memory
Circuits has been working on further improving their multi-level logic gate arrays. This
new development results in the standard arrays’ transistor count to be reduced by half.
These two points mean that even greater optimization results can be achieved.

Figure 5.29. The complete optimized 6-bit binary, 3-bit quaternary system
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Table 5.1. Summary of transistor count for the unoptimized and optimized Gray code
systems
Unoptimized Quaternary
Interface
Measures

4-bit
Binary
System

5-bit
Binary
System

6-bit
Binary
System

Number of Drivers: 2 Drivers: 2 Drivers: 2
Components Arrays: 8 Arrays: 20 Arrays: 44

Optimized Quaternary Interface
4-bit
Binary
System
Drivers: 2
Arrays: 4
RM: 1
CM: 1

5-bit
Binary
System

6-bit
Binary
System

Drivers: 2 Drivers: 2
Arrays: 6 Arrays: 10
RM: 2
RM: 2
CM: 1
CM: 0

Drivers: 48 Drivers: 48 Drivers: 48
Transistors
Drivers: 48 Drivers: 48 Drivers: 48 Arrays: 40 Arrays: 40 Arrays: 40
Needed per
Arrays: 40 Arrays: 40 Arrays: 40 RM: 24
RM: 24
RM: 24
Component
CM: 24
CM: 24
CM: 24
Total
Transistors

416

896

1856

304

408

544
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6. EXAMPLE: R2D2 CAMERA ROTATION

An R2D2 interface system has been previously devised for a 5-bit gray code
optical encoder [34]. A block diagram for the R2D2 system can be seen in Figure 6.1.
The components that are relevant to this thesis work are highlighted. The purpose of the
R2D2 interface is to calculate the robot’s camera rotation in real time. The design bridges
between the output of the optical encoder and a series of seven segment displays. The
current position of the camera is displayed, in degrees, as a two-digit decimal value and
includes a negative sign for positions that are below a chosen 0° position. Figure 6.2
shows the rotation measuring of the camera on the R2D2 dome. In the application
described, the Gray code of the current position and its parity are used in producing the
digits on the seven segment displays. To that end, two interface schemes are introduced
and include a binary logic gate design and a quaternary memory-based gate design.

Figure 6.1. R2D2 block diagram
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Figure 6.2. Measurement direction of R2D2 camera

For a binary design of the system, a microcontroller could be used and
programmed to perform the described task. However, as proposed in the mentioned
paper, a dedicated hardware design can provide the same end results with minimal cost
and power, and without the need of a firmware. The customized design consists of sets of
conventional logic gates and a 4511 decoder. In comparison, the unoptimized quaternary
system design proposed in the paper consists of several memory-based quaternary arrays,
drivers, quaternary-to-binary, and binary-to-quaternary units. In both systems, some of
the controls of the seven segment display units are tied directly to the outputs of the
optical encoder, while the remaining controls are set by the binary and quaternary
systems mentioned above. A summary of transistor count, propagation delay, and power
requirements for the two systems is shown in Table 6.1. The unoptimized quaternary
system is shown in Figure 6.3 and Figure 6.4 with the drivers and arrays numbered for
ease of reference.
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Table 6.1. Summary of transistor count, delay, and power for binary and unoptimized
quaternary systems
Binary Gate Interface
Measures

Number of Gates or
Components

Ten's
Digit M
Line

Ten's
Digit N
Line

One's
Digit
Parity

2-input
NAND:
11

2-input
NAND:
15

2-input
NAND:
20

Quaternary Interface
Ten's
Digit M
Line

Ten's
Digit N
Line

One's
Digit
Parity

Drivers: 4 Drivers: 4 Drivers: 4
Arrays: 2 Arrays: 2 Arrays: 2
G/Q: 3
G/Q: 3
G/Q: 3
Q/B: 1
Q/B: 1
Q/B: 1

Transistors Needed
per NAND or
Component

2-input
NAND:
10

2-input
NAND:
10

2-input
NAND:
10

Drivers:
42
Arrays:
24
G/Q: 38
Q/B: 20

Total Transistors

110

150

200

350

Drivers:
42
Arrays:
24
G/Q: 38
Q/B: 20

Drivers:
42
Arrays:
24
G/Q: 38
Q/B: 20

350

350

Drivers: Drivers: Drivers:
1 ns
1 ns
1 ns
Arrays:
Arrays:
Arrays:
1 ns
1 ns
1 ns
G/Q: 1 ns G/Q: 1 ns G/Q: 1 ns
Q/B: 1 ns Q/B: 1 ns Q/B: 1 ns

2-input
Typical Propagation
NAND:
Delay per Gate
60 ns

2-input
NAND:
60 ns

2-input
NAND:
60 ns

Typical
Propagation Delay

660 ns

720 ns

4 ns

4 ns

4 ns

NAND:
180 µW

Drivers:
1.40 µW
Arrays:
1.06 µW
G/Q:
1.25 µW
Q/B:
0.65 µW

Drivers:
1.40 µW
Arrays:
1.06 µW
G/Q:
1.25 µW
Q/B:
0.65 µW

Drivers:
1.40 µW
Arrays:
1.06 µW
G/Q:
1.25 µW
Q/B:
0.65 µW

360 ns

Power Consumption
NAND:
per Gate or
180 µW
Component

Total Power
Consumption

NAND:
180 µW

1.98 mW 2.70 mW 3.60 mW 56.22 µW 56.22 µW 56.22 µW
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Figure 6.3. Unoptimized quaternary array as shown in paper—One’s Digit

Figure 6.4. Unoptimized quaternary array as shown in paper—Ten’s Digit
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In this example section, the quaternary system is optimized using the truncated
arrays method as described in section 3. This method of optimization specifically affects
arrays A2, A4, and A6, and driver decoders D3, D4, D8, and D12. Array A2 is truncated
to four cells of rows 1 and 2. Row 1 is combined with row 0 and can be accessed using
decoder lines Ref2 and Ref1 in row driver D3 when both lines are set active (i.e. set to 1,
or “high”). Row 2 is combined with row 3 and can be accessed using decoder lines Dat1
and Dat0 in row driver D3 when both lines are high. The selector size is reduced to two
cells of columns 0 and 1. Column 0 can be accessed using decoder lines Ref0 and Ref1 in
column driver D4 when both lines are set to high. Column 1 is combined with column 2
and column 3 and can be accessed using decoder lines Ref0 and Dat0 in column driver
D4 when Ref0 is set to low and Dat0 is set to high. The schematics for the optimized
components are shown in Figure 6.5, Figure 6.6, and Figure 6.7. The optimization of
array A2 results in a transistor count reduction from 32 to 8 transistors. The selector's
optimization results in a reduction from 8 transistors to 4 transistors. Finally, the two
drivers' decoders optimizations result in a reduction from 24 transistors each to 12
transistors each.
Arrays A4 and A6 are identical and, therefore, are truncated in the same manner
along with their selector and drivers' decoder components. Arrays A4 and A6 are reduced
to sixteen cells of rows 0, 1, 2, and 3. The row drivers decoders remain untouched. The
selectors for these arrays are reduced to two cells each for columns 0 and 1 similarly to
array A2's selector. The column drivers' decoders of D8 and D12 are truncated in the
exact same fashion as driver decoder D4. The optimized array and schematic for arrays
A4 and A6 is shown in Figure 6.8. The optimization of arrays A4 and A6 results in a
transistor count reduction from 32 to 16 transistors each. The selectors' optimization
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results in a reduction from 8 transistors to 4 transistors each. Lastly, the two drivers'
decoders optimizations result in a reduction from 24 transistors each to 12 transistors
each. Table 6.2 lists the number of transistor count for both the unoptimized and
optimized quaternary systems for comparison.

Figure 6.5. Array and schematic for optimized A2 array

Figure 6.6. Schematic for optimized A2 selector
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Figure 6.7. Schematics for optimized D3 and D4 decoders

Figure 6.8. Array and schematic for optimized A4 and A6 arrays
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Table 6.2. Summary of transistor count unoptimized and optimized quaternary systems
Unoptimized Quaternary
Interface
Measures

Ten's
Digit M
Line

Ten's
Digit N
Line

One's
Digit
Parity

Optimized Quaternary
Interface
Ten's
Digit M
Line

Ten's
Digit N
Line

One's
Digit
Parity

Number of
Components

Drivers: 4 Drivers: 4 Drivers: 4 Drivers: 4 Drivers: 4 Drivers: 4
Arrays: 2 Arrays: 2 Arrays: 2 Arrays: 2 Arrays: 2 Arrays: 2
G/Q: 3
G/Q: 3
G/Q: 3
G/Q: 3
G/Q: 3
G/Q: 3
Q/B: 1
Q/B: 1
Q/B: 1
Q/B: 1
Q/B: 1
Q/B: 1

Transistors
Needed per
Component

Drivers:
Drivers:
48
48
Arrays: 40 Arrays: 40
G/Q: 38 G/Q: 38
Q/B: 20
Q/B: 20

Total
Transistors

406

406

Drivers: Drivers: Drivers:
Drivers:
3x48 1x36 3x48 1x36 2x48 2x24
48
Arrays:
Arrays:
Arrays:
Arrays: 40
1x40 1x20 1x40 1x20 1x40 1x12
G/Q: 38
G/Q: 38 G/Q: 38 G/Q: 38
Q/B: 20
Q/B: 20
Q/B: 20
Q/B: 20
406

374

374

330
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7. DISCUSSION

In this thesis, quaternary, memory-based systems were designed to work with the
Gray code output of an optical encoder using CoreMem technology. The quaternary
circuits provide different data for each unique output of the encoder: a position value,
which refers to the cardinal number of the encoder's output; a parity value, which is the
quaternary equivalent of a binary parity pair value; and incremented and decremented
values, which refer to the preceding and succeeding Gray code outputs of the optical
encoder. In order to generate quaternary truth-tables for each n-bit binary Gray code, a
software tool was written. The logic arrays were then manually constructed from the truth
tables. Three separate quaternary systems of equivalence to 4-bit, 5-bit, and 6-bit binary
systems were designed. Subsequently, the systems were optimized individually—using
hardware reuse techniques—in order to reduce transistor and interconnect count and
increase performance. In addition to the Gray code quaternary systems designed in this
thesis, a previously constructed quaternary Gray code application of an R2D2 vision
system was optimized as an example of optimization through hardware trimming
techniques.
The unoptimized and optimized systems discussed and produced in this thesis
were compared with respect to transistor count and complexity level. In other words, the
4-bit binary, 2-bit quaternary optimized and unoptimized systems were compared to each
other, and so were the unoptimized and optimized 5-bit binary, 3-bit quaternary and 6-bit
binary, 3-bit quaternary systems. Then, the optimization results were compared between
the three complexity levels. Finally, the optimized quaternary system for the R2D2 vision
system was compared with its unoptimized version with respect to transistor count. This
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thesis work provides an example of the implementation of a multi-level—specifically,
quaternary—system using CoreMem technology.
The results of this work demonstrate the positive effects of the optimization
process on quaternary systems in terms of area reduction. Moreover, and perhaps more
importantly, this work provides insight into the non-linear and positive correlation
between increased system complexity and the effects of optimization of the system: as
the complexity of a system increases, optimization becomes more effective and results in
greater relative reductions of transistor count and, therefore, chip area. As stated
previously, additional optimization can be achieved with the implementation of advanced
truncated arrays techniques and the utilization of the newer CoreMem multi-level gates.
Such optimization steps would presumably improve the results even further.
The CoreMem multi-level, memory-based systems were shown, in previous work,
to provide great benefits in terms of chip area, system delay, and power consumption
when compared to their parallel binary systems. This thesis work demonstrates the
potential of the optimization processes of the CoreMem technology to dramatically
increase system efficiency with the increased complexity of the unoptimized system.
Future enhancements and developments that may contribute further to the optimization of
a CoreMem system include the implementation of variable array cell values. Such
development would allow one multi-level array to carry out several truth table
configurations. More challenging improvements may include the automatization of two
design processes: the process of constructing multi-level logic arrays from truth tables,
and the process of pattern recognition required for system optimization. These automated
processes could assist with the layout of higher order systems as those can prove difficult
to construct manually. Another challenging upgrade may be the addition of parallel
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computing techniques, such that if two output arrays are needed simultaneously for one
input, the arrays could be optimized using data manglers or introduction to variables—if
their cell patterns support such optimization technique—without the risk of obtaining
spurious output data.

APPENDIX A.
N-BIT INPUT GRAY CODE AND RELATED OUTPUTS GENERATOR
C++ PROGRAM
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Appendix A presents the C++ code that was written for and used in this thesis.
The program accepts a number of binary bits and produces the binary and quaternary
outputs needed for this research work. The outputs generated by the program are as
follows: Decimal position, binary position, quaternary position, binary Gray code,
quaternary Gray code, odd binary parity, even binary parity, quaternary parity,
incremented binary value, incremented quaternary value, decremented binary value, and
decremented quaternary value. The output data is saved to a text file in a convenient
format with the purpose of importing it into an Excel sheet.

// R2D2CodeGen.cpp
/* This program accepts a number for binary bits and
produces the following outputs: decimal
position, binary position, quaternary position, binary Gray
code, quaternary Gray code, odd
binary parity, even binary parity, quaternary parity,
incremented binary value, incremented
quaternary value, decremented binary value, and decremented
quaternary value.
Input: number of binary bits
Output: text file containing binary and quaternary values
*/
#include "stdafx.h"
#include <iostream>
#include <vector>
#include <sstream>
#include <iomanip>
#include <fstream>
#include <string>
using namespace std;
// Create a Gary code vector
// Input: number of desired binary bits
// Output: a vector containing Gray code numbers of desired
binary bit number
vector < string > grayCode( int n ) {
vector < string > arr;
arr.push_back( "0" );
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arr.push_back( "1" );
int i, j;
for (i = 2; i < (1 << n ); i = i << 1) {
for (j = i - 1; j >= 0; j--) {
arr.push_back(arr [ j ] );
}
for (j = 0; j < i; j++) {
arr [ j ] = "0" + arr [ j ] ;
}
for (j = i; j < 2 * i; j++) {
arr [ j ] = "1" + arr [ j ] ;
}
}
return arr;
}
// Create parity of a binary number
// Input: number of desired binary bits
// Output: a vector containing odd binary parity values
corresponding to the Gray code string
// at the same vector location (Gray code generated by a
previous function)
vector < string > getParity( int n ) {
std:: vector < int > parityValuesInt( n );
for ( int i = 0; i < n ; i = i + 2) {
parityValuesInt [ i ] = 1;
parityValuesInt [ i + 1 ] = 0;
}
std:: vector < string > arr;
for ( int i = 0; i < n ; i++) {
string str = to_string(parityValuesInt.at(i));
arr.push_back(str);
}
return arr;
}
// Create inverse parity of a binary number
// Input: number of desired binary bits
// Output: a vector containing even binary parity values
corresponding to the Gray code string
// at the same vector location (Gray code generated by a
previous function)
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vector < string > getParityInv( int n ) {
std:: vector < int > parityValuesInt( n );
for ( int i = 0; i < n ; i = i + 2) {
parityValuesInt [ i ] = 0;
parityValuesInt [ i + 1 ] = 1;
}
std:: vector < string > arr;
for ( int i = 0; i < n ; i++) {
string str = to_string(parityValuesInt.at(i));
arr.push_back(str);
}
return arr;
}
// Create quat parity of a binary number
// Input: number of desired binary bits
// Output: a vector containing quaternary parity values
corresponding to the Gray code string
// at the same vector location (Gray code generated by a
previous function)
vector < string > getParityQ( int n ) {
std:: vector < int > parityValuesInt( n );
for ( int i = 0; i < n ; i = i + 2) {
parityValuesInt [ i ] = 2;
parityValuesInt [ i + 1 ] = 1;
}
std:: vector < string > arr;
for ( int i = 0; i < n ; i++) {
string str = to_string(parityValuesInt.at(i));
arr.push_back(str);
}
return arr;
}
// Create incremented list
// Input: vector of Gray code strings
// Output: a vector containing incremented values of the
Gray code strings with roll-over
vector < string > incGrayCode( vector < string > vec ) {
vector < string > arr;
int vecsize = vec .size();
for ( int i = 0; i < vecsize-1; i++) {
arr.push_back( vec [ i + 1 ] );
}
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arr.push_back( vec [ 0 ] );
return arr;
}
// Create decremented list
// Input: vector of Gray code strings
// Output: a vector containing decremented values of the
Gray code strings with roll-over
vector < string > decGrayCode( vector < string > vec ) {
vector < string > arr;
int vecsize = vec .size();
arr.push_back( vec [ vecsize-1 ] );
for ( int i = 0; i < vecsize-1; i++) {
arr.push_back( vec [ i ] );
}
return arr;
}
// Create position list
// Input: an integer value, n
// Output: a vector of strings listing integer values from
1 to n+1
vector < string > positionCode( int n ) {
vector < int > positionCodeInt( n );
for ( int i = 0; i < n ; i = i++) {
positionCodeInt [ i ] = i + 1;
}
std:: vector < string > arr;
for ( int i = 0; i < n ; i++) {
string str = to_string(positionCodeInt.at(i));
arr.push_back(str);
}
return arr;
}
// Create quaternary list
// Inputs: 1) the number of bits in each binary number
string in the input vector, and
// 2) the vector of binary number strings
// Output: a vector containing quaternary number strings
corresponding to the binary number
// strings at the same vector locations as the input
vector < string > quatVect( int nbits , vector < string >
vect ) {
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if ( nbits % 2 == 1) {
for ( int i = 0; i < vect .size(); i++){
vect [ i ] = "0" + vect [ i ] ;
}
nbits = nbits + 1;
}
vector < string > arr( vect .size());
arr.clear();
std:: string tmpStr;
for ( int i = 0; i < vect .size(); i++) {
tmpStr.clear();
for ( int j = 0; j < nbits ; j=j+2) {
if (( vect [ i ] .at(j) == '0' ) &&
i ] .at(j+1) == '0' )) {
tmpStr.push_back( '0' );
}
else if (( vect [ i ] .at(j) == '0'
vect [ i ] .at(j + 1) == '1' )) {
tmpStr.push_back( '1' );
}
else if (( vect [ i ] .at(j) == '1'
vect [ i ] .at(j + 1) == '0' )) {
tmpStr.push_back( '2' );
}
else if (( vect [ i ] .at(j) == '1'
vect [ i ] .at(j + 1) == '1' )) {
tmpStr.push_back( '3' );
}
}

( vect [

) && (

) && (

) && (

arr.push_back(tmpStr);
}
return arr;
}
// Convert decimal to binary
// Input: an integer value, n
// Output: a string of the binary value of the input
integer n
string decToBin( int n ) {
std:: string str;
int binaryNum[1000];
int i = 0;
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while ( n > 0) {
binaryNum[i] = n % 2;
n = floor( n / 2);
i++;
}
for ( int j = i - 1; j >= 0; j--) {
str.append(to_string(binaryNum[j]));
}
return str;
}
// Create binary position list (n is number of decimal
nums/positions)
// Input: an integer value, n
// Output: a vector of strings listing binary values
equivalents to integer values from 1 to
n+1
vector < string > binPositionCode( int n ) {
vector < int > positionCodeInt( n );
std:: vector < string > arr;
string str;
int lastStrLength;
for ( int i = 0; i < n ; i = i++) {
positionCodeInt [ i ] = i + 1;
}
for ( int i = 0; i < n ; i++) {
string str = decToBin(positionCodeInt.at(i));
arr.push_back(str);
}
str = arr.back();
lastStrLength = str.length();
for ( int p = 0; p < arr.size(); p++) {
if (arr [ p ] .length() < lastStrLength) {
while (arr [ p ] .length() < lastStrLength)
{
arr [ p ] = "0" + arr [ p ] ;
}
}
}
return arr;
}
// Main function
int main() {
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int nbits;
int toClose;
// Get number of bits
cout << "Please enter the number of bits you would
like to create a Grey code for: " ;
cin >> nbits;
cout << "\n" ;
vector < string > grayCodes = grayCode(nbits);
int vsize = grayCodes.size();
for ( int i = 0; i < vsize; i++) {
cout << grayCodes [ i ] << " " ;
}
cout << endl;
// Convert string vector to int vector
vector < int > grayCodesInt;
for ( int i = 0; i < vsize; i++) {
int num = atoi(grayCodes.at(i).c_str());
grayCodesInt.push_back(num);
}
cout << "String vect was converted to int vect" <<
endl;
int vsizeInt = grayCodesInt.size();
for ( int i = 0; i < vsizeInt; i++) {
cout << grayCodesInt [ i ] << " " ;
}
cout << endl;
// Get a parity vector of same size as grayCode vector
vector < string > parityList =
getParity(grayCodesInt.size());
cout << "Parity vector created" << endl;
for ( int i = 0; i < parityList.size(); i++) {
cout << parityList [ i ] << " " ;
}
cout << endl;
// Get inverse parity vector of same size as grayCode
vector
vector < string > parityInvList =
getParityInv(grayCodesInt.size());
cout << "Parity vector created" << endl;
for ( int i = 0; i < parityInvList.size(); i++) {
cout << parityInvList [ i ] << " " ;
}
cout << endl;
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// Get a quat parity vector of same size as grayCode
vector
vector < string > parityQ =
getParityQ(grayCodesInt.size());
cout << "Parity vector created" << endl;
for ( int i = 0; i < parityQ.size(); i++) {
cout << parityQ [ i ] << " " ;
}
cout << endl;
// Get incremented and decremented lists
vector < string > incdGrayCode =
incGrayCode(grayCodes);
cout << "Inc'd vector created" << endl;
for ( int i = 0; i < incdGrayCode.size(); i++) {
cout << incdGrayCode [ i ] << " " ;
}
cout << endl;
vector < string > decdGrayCode =
decGrayCode(grayCodes);
cout << "Dec'd vector created" << endl;
for ( int i = 0; i < decdGrayCode.size(); i++) {
cout << decdGrayCode [ i ] << " " ;
}
cout << endl;
// Get quaternary inc & dec lists
vector < string > quatIncd = quatVect(nbits,
incdGrayCode);
cout << "Quat incremented values created" << endl;
for ( int i = 0; i < quatIncd.size(); i++) {
cout << quatIncd [ i ] << " " ;
}
cout << endl;
vector < string > quatDecd = quatVect(nbits,
decdGrayCode);
cout << "Quat decremented values created" << endl;
for ( int i = 0; i < quatDecd.size(); i++) {
cout << quatDecd [ i ] << " " ;
}
cout << endl;
// Get position list
vector < string > positionList =
positionCode(grayCodesInt.size());
cout << "Position vector created" << endl;
for ( int i = 0; i < positionList.size(); i++) {
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cout << positionList [ i ] << " " ;
}
cout << endl;
// Get binary position list
vector < string > binPosList =
binPositionCode(grayCodesInt.size());
cout << "Binary position vector created" << endl;
for ( int i = 0; i < binPosList.size(); i++) {
cout << binPosList [ i ] << " " ;
}
cout << endl;
// Get quaternary position list
int lengthEachEle = binPosList.back().length();
vector < string > quatPosList =
quatVect(lengthEachEle, binPosList);
cout << "Quat position values created" << endl;
for ( int i = 0; i < quatPosList.size(); i++) {
cout << quatPosList [ i ] << " " ;
}
cout << endl;
// Get quaternary values for Gray code
vector < string > quatVals = quatVect(nbits,
grayCodes);
cout << "Quat values created" << endl;
for ( int i = 0; i < quatVals.size(); i++) {
cout << quatVals [ i ] << " " ;
}
cout << endl;
// Write data to csv
string filename = "C:/Users/Shai
Pai/Desktop/R2D2Code.csv" ;
ofstream fs;
fs.open(filename);
if (!fs.is_open()) {
cout << "Error: Cannot open file" << endl;
}
fs << "Position" << "\t" << "Bin Pos" << "\t" << "Quat
Pos" << "\t" << "Gray Code" <<
"\t" << "Quaternary Gray" << "\t" << "P" << "\t" <<
"~(P)" << "\t" << "Q(P)" << "\t" <<
"Increment" << "\t" << "Quat Inc" << "\t" <<
"Decrement" << "\t" << "Quat Dec" << endl;
for ( int n = 0; n<vsize; n++){
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fs << positionList [ n ] << "\t" << binPosList [
n ] << "\t" << quatPosList [ n ] <<
"\t" << grayCodes [ n ] << "\t" << quatVals [ n ]
<< "\t" << parityList [ n ]
<< "\t" << parityInvList [ n ] << "\t" << parityQ
[ n ] << "\t" <<
incdGrayCode [ n ] << "\t" << quatIncd [ n ] <<
"\t" << decdGrayCode [ n ] << "\t" << quatDecd [
n ] <<
endl;
}
fs.close();
if (fs.is_open()) {
cout << "Error: File is still open" << endl;
}
else {
cout << "Operation complete." << endl;
}
// Close program
cin >> toClose;
return toClose;
}

APPENDIX B.
N-BIT INPUT GRAY CODE AND RELATED OUTPUTS TABLES AND
FIGURES
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Appendix B provides the data tables and quaternary gate array figures used in this
thesis. Tables B.1, B.2, and B.3 show the 3-bit, 4-bit, and 5-bit binary Gray code
numbers, respectively, and the output value associated with each Gray code. The values
in each table, from left to right, are decimal position, binary position, quaternary
positions, binary Gray code, quaternary Gray code, binary odd parity, binary even parity,
quaternary parity, incremental binary values, incremental quaternary values, decremental
binary values, and decremental quaternary values.
Figures B.1 to B.12 show the quaternary gate arrays used in this research and
consist of the quaternary values in tables B.1 to B.3. Figures B.1 to B.4 correspond to the
4-bit binary, 2-bit quaternary table, B1; figures B.5 to B.8 correspond to the 5-bit binary,
3-bit quaternary table, B2; and figures B.9 to B.12 correspond to the 6-bit binary, 3-bit
quaternary table, B3.

Table B.1. 4-bit binary, 2-bit quaternary Gray code and outputs
Bin Quat Gray Quaternary
Quat
Pos
P ~(P) Q(P) Incr.
Decr.
Pos
Pos Code
Gray
Inc
1 00001 001 0000
00
1
0
2
0001 01
1000
2 00010 002 0001
01
0
1
1
0011 03
0000
3 00011 003 0011
03
1
0
2
0010 02
0001
4 00100 010 0010
02
0
1
1
0110 12
0011
5 00101 011 0110
12
1
0
2
0111 13
0010
6 00110 012 0111
13
0
1
1
0101 11
0110
7 00111 013 0101
11
1
0
2
0100 10
0111
8 01000 020 0100
10
0
1
1
1100 30
0101
9 01001 021 1100
30
1
0
2
1101 31
0100
10 01010 022 1101
31
0
1
1
1111 33
1100
11 01011 023 1111
33
1
0
2
1110 32
1101
12 01100 030 1110
32
0
1
1
1010 22
1111
13 01101 031 1010
22
1
0
2
1011 23
1110
14 01110 032 1011
23
0
1
1
1001 21
1010
15 01111 033 1001
21
1
0
2
1000 20
1011
16 10000 100 1000
20
0
1
1
0000 00
1001

Quat
Dec
20
00
01
03
02
12
13
11
10
30
31
33
32
22
23
21
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Table B.2. 5-bit binary, 3-bit quaternary Gray code and outputs
Bin
Quat Gray
Quat
Quat
Pos
P ~(P) Q(P) Incr.
Decr.
Pos
Pos Code
Gray
Inc
1
000001 001 00000 000
1 0
2
00001 001 10000
2
000010 002 00001 001
0 1
1
00011 003 00000
3
000011 003 00011 003
1 0
2
00010 002 00001
4
000100 010 00010 002
0 1
1
00110 012 00011
5
000101 011 00110 012
1 0
2
00111 013 00010
6
000110 012 00111 013
0 1
1
00101 011 00110
7
000111 013 00101 011
1 0
2
00100 010 00111
8
001000 020 00100 010
0 1
1
01100 030 00101
9
001001 021 01100 030
1 0
2
01101 031 00100
10 001010 022 01101 031
0 1
1
01111 033 01100
11 001011 023 01111 033
1 0
2
01110 032 01101
12 001100 030 01110 032
0 1
1
01010 022 01111
13 001101 031 01010 022
1 0
2
01011 023 01110
14 001110 032 01011 023
0 1
1
01001 021 01010
15 001111 033 01001 021
1 0
2
01000 020 01011
16 010000 100 01000 020
0 1
1
11000 120 01001
17 010001 101 11000 120
1 0
2
11001 121 01000
18 010010 102 11001 121
0 1
1
11011 123 11000
19 010011 103 11011 123
1 0
2
11010 122 11001
20 010100 110 11010 122
0 1
1
11110 132 11011
21 010101 111 11110 132
1 0
2
11111 133 11010
22 010110 112 11111 133
0 1
1
11101 131 11110
23 010111 113 11101 131
1 0
2
11100 130 11111
24 011000 120 11100 130
0 1
1
10100 110 11101
25 011001 121 10100 110
1 0
2
10101 111 11100
26 011010 122 10101 111
0 1
1
10111 113 10100
27 011011 123 10111 113
1 0
2
10110 112 10101
28 011100 130 10110 112
0 1
1
10010 102 10111
29 011101 131 10010 102
1 0
2
10011 103 10110
30 011110 132 10011 103
0 1
1
10001 101 10010
31 011111 133 10001 101
1 0
2
10000 100 10011
32 100000 200 10000 100
0 1
1
00000 000 10001

Quat
Dec
100
000
001
003
002
012
013
011
010
030
031
033
032
022
023
021
020
120
121
123
122
132
133
131
130
110
111
113
112
102
103
101

Table B.3. 6-bit binary, 3-bit quaternary Gray code and outputs
Quat Gray Quat
~ Q
Quat
Quat
Pos Bin Pos
P
Inc
Dec
Pos
Code Gray
(P) (P)
Inc
Dec
1
0000001 0001 000000 000 1 0
2
000001 001 100000 200
2
0000010 0002 000001 001 0 1
1
000011 003 000000 000
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3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43

Table B.3. 6-bit binary, 3-bit quaternary Gray code and outputs (cont.)
0000011 0003 000011 003 1 0
2
000010 002 000001
0000100 0010 000010 002 0 1
1
000110 012 000011
0000101 0011 000110 012 1 0
2
000111 013 000010
0000110 0012 000111 013 0 1
1
000101 011 000110
0000111 0013 000101 011 1 0
2
000100 010 000111
0001000 0020 000100 010 0 1
1
001100 030 000101
0001001 0021 001100 030 1 0
2
001101 031 000100
0001010 0022 001101 031 0 1
1
001111 033 001100
0001011 0023 001111 033 1 0
2
001110 032 001101
0001100 0030 001110 032 0 1
1
001010 022 001111
0001101 0031 001010 022 1 0
2
001011 023 001110
0001110 0032 001011 023 0 1
1
001001 021 001010
0001111 0033 001001 021 1 0
2
001000 020 001011
0010000 0100 001000 020 0 1
1
011000 120 001001
0010001 0101 011000 120 1 0
2
011001 121 001000
0010010 0102 011001 121 0 1
1
011011 123 011000
0010011 0103 011011 123 1 0
2
011010 122 011001
0010100 0110 011010 122 0 1
1
011110 132 011011
0010101 0111 011110 132 1 0
2
011111 133 011010
0010110 0112 011111 133 0 1
1
011101 131 011110
0010111 0113 011101 131 1 0
2
011100 130 011111
0011000 0120 011100 130 0 1
1
010100 110 011101
0011001 0121 010100 110 1 0
2
010101 111 011100
0011010 0122 010101 111 0 1
1
010111 113 010100
0011011 0123 010111 113 1 0
2
010110 112 010101
0011100 0130 010110 112 0 1
1
010010 102 010111
0011101 0131 010010 102 1 0
2
010011 103 010110
0011110 0132 010011 103 0 1
1
010001 101 010010
0011111 0133 010001 101 1 0
2
010000 100 010011
0100000 0200 010000 100 0 1
1
110000 300 010001
0100001 0201 110000 300 1 0
2
110001 301 010000
0100010 0202 110001 301 0 1
1
110011 303 110000
0100011 0203 110011 303 1 0
2
110010 302 110001
0100100 0210 110010 302 0 1
1
110110 312 110011
0100101 0211 110110 312 1 0
2
110111 313 110010
0100110 0212 110111 313 0 1
1
110101 311 110110
0100111 0213 110101 311 1 0
2
110100 310 110111
0101000 0220 110100 310 0 1
1
111100 330 110101
0101001 0221 111100 330 1 0
2
111101 331 110100
0101010 0222 111101 331 0 1
1
111111 333 111100
0101011 0223 111111 333 1 0
2
111110 332 111101

001
003
002
012
013
011
010
030
031
033
032
022
023
021
020
120
121
123
122
132
133
131
130
110
111
113
112
102
103
101
100
300
301
303
302
312
313
311
310
330
331
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44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64

Table B.3. 6-bit binary, 3-bit quaternary Gray code and outputs (cont.)
0101100 0230 111110 332 0 1
1
111010 322 111111
0101101 0231 111010 322 1 0
2
111011 323 111110
0101110 0232 111011 323 0 1
1
111001 321 111010
0101111 0233 111001 321 1 0
2
111000 320 111011
0110000 0300 111000 320 0 1
1
101000 220 111001
0110001 0301 101000 220 1 0
2
101001 221 111000
0110010 0302 101001 221 0 1
1
101011 223 101000
0110011 0303 101011 223 1 0
2
101010 222 101001
0110100 0310 101010 222 0 1
1
101110 232 101011
0110101 0311 101110 232 1 0
2
101111 233 101010
0110110 0312 101111 233 0 1
1
101101 231 101110
0110111 0313 101101 231 1 0
2
101100 230 101111
0111000 0320 101100 230 0 1
1
100100 210 101101
0111001 0321 100100 210 1 0
2
100101 211 101100
0111010 0322 100101 211 0 1
1
100111 213 100100
0111011 0323 100111 213 1 0
2
100110 212 100101
0111100 0330 100110 212 0 1
1
100010 202 100111
0111101 0331 100010 202 1 0
2
100011 203 100110
0111110 0332 100011 203 0 1
1
100001 201 100010
0111111 0333 100001 201 1 0
2
100000 200 100011
1000000 1000 100000 200 0 1
1
000000 000 100001

Figure B.1. 4-bit binary, 2-bit quaternary parity array

Figure B.2. 4-bit binary, 2-bit quaternary position arrays

333
332
322
323
321
320
220
221
223
222
232
233
231
230
210
211
213
212
202
203
201
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Figure B.3. 4-bit binary, 2-bit quaternary increment arrays

Figure B.4. 4-bit binary, 2-bit quaternary decrement arrays

Figure B.5. 5-bit binary, 3-bit quaternary parity arrays
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Figure B.6. 5-bit binary, 3-bit quaternary position arrays

Figure B.7. 5-bit binary, 3-bit quaternary increment arrays

Figure B.8. 5-bit binary, 3-bit quaternary decrement arrays
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Figure B.9. 6-bit binary, 3-bit quaternary parity arrays

Figure B.10. 6-bit binary, 3-bit quaternary position arrays
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Figure B.11. 6-bit binary, 3-bit quaternary increment arrays

Figure B.12. 6-bit binary, 3-bit quaternary decrement arrays
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